

(13) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



A standard linear barcode is located at the bottom of the page, spanning most of the width. It is used for document tracking and identification.

(43) International Publication Date
2 December 2004 (02.12.2004)


PCT

(10) International Publication Number
WO 2004/105146 A1

(51) International Patent Classification ⁷ :	H01L 35/34	Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). LA-SANCHE, Clemens, J., M. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
(21) International Application Number:	PCT/IB2004/050710	(74) Agent: ELEVELD, Koop, J. Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
(22) International Filing Date:	17 May 2004 (17.05.2004)	(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LV, MA, MD, MG, MK, MN, MW, MX, NZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, US, UZ, VC, VN, YU, ZA, ZM, ZW.
(25) Filing Language:	English	(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, NZ, NA, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BJ, BI, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
(26) Publication Language:	English	
(30) Priority Data:	03101497.0	23 May 2003 (23.05.2003) EP
(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).		
(72) Inventors; and		
(75) Inventors/Applicants (for US only): OUWERKERK, Martin [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). DEKKER, Ronald [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). MELLIER, Maxime, R. L. [FR/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). EGNER, Sebastian [DE/NL]; c/o		

[Continued on next page]

(54) Title: METHOD OF MANUFACTURING A THERMOELECTRIC DEVICE AND THERMOELECTRIC DEVICE OBTAINED BY MEANS OF SUCH A METHOD



(relatively thick) substrate (5), and before the substrate (5) is removed a rigid (= relatively thick) carrier plate (6) is attached to the foil (1) that is removed again from the foil (1) after removal of the rigid substrate (5). In this way, the method is particularly suitable for the use of semiconductor substrates (5) which can be rapidly removed by chemical-mechanical polishing. Preferably, the foil (1) with the device (10a) is folded or coiled before use.

**Declaration under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(iii)) for the following designations: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NL, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW. ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE,

IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Method of manufacturing a thermoelectric device and thermoelectric device obtained by means of such a method

The invention relates to a method of manufacturing a thermoelectric device comprising a flexible foil on which two groups of series-connected, strip-shaped parts are provided, where the materials chosen for the two groups of parts have a different thermoelectric coefficient, and said groups of parts are patterned such that the connections 5 between a part of one group and another part of the other group are alternately situated each time in one of two areas of the foil which are situated at a distance from each other, and where, following the provision of the strip-shaped parts on a substrate, the foil is provided on the strip-shaped parts, after which the substrate is removed. A device obtained by means of such a method constitutes an attractive alternative to a battery power supply. In the case of 10 such a device only a temperature difference present in the vicinity of the device is used to make the device operate as a generator. Replacing or recharging of the device via an electric network, such as the electric mains, is not necessary.

Such a method is known from the publication entitled "Microfabrication of thermoelectric generators on flexible foil substrates as a power source for autonomous 15 microsystems" by Wenmin Qu et al., published in Journal of Micromechanics and Microengineering (abbreviated to J. Micromech. Microeng), 11 (2001) pp. 146-152. In said publication (see page 147, left-hand column) a description is given of how a 50 µm thick, flexible copper foil is provided, by means of electrodeposition, with groups of strip-shaped parts of antimony (Sb) and bismuth (Bi) in accordance with a pattern which is desirable for 20 the use as a thermoelectric generator. Subsequently, the strip-shaped parts are spin coated with an epoxy film wherein the strip-shaped parts are embedded after curing of the epoxy film. Finally the flexible copper foil is removed by means of etching.

A drawback of the known device resides in that it is less suitable for the use of rigid substrates, such as a semiconductor substrate, instead of the copper foil. Such a 25 semiconductor substrate is comparatively rigid as a result of its thickness, which is often in excess of 100 µm and frequently even above 500 µm. The use of a semiconductor substrate has the advantage that devices, of which one or more of the materials of the strip-shaped parts comprise a semiconductor material, can be formed more readily. Due to the

comparatively large thickness of a semiconductor substrate, etching of said substrate is comparatively time-consuming, which is objectionable.

The object of the present invention therefore is to provide a method which is suitable for the use of a comparatively rigid and hence thick substrate, such as a 5 semiconductor substrate, and which nevertheless enables a high speed.

To achieve this, in accordance with the invention, a method of the type mentioned in the opening paragraph is characterized in that for the substrate use is made of a rigid substrate, and prior to the removal of the rigid substrate, a rigid carrier plate is attached onto the foil, which rigid carrier plate is removed again from the flexible foil after the rigid 10 substrate has been removed. The invention is first of all based on the recognition that by providing a rigid carrier plate on the foil before the substrate is removed, the device constantly remains rigid during the gradual removal of the substrate because of the presence of the rigid carrier plate. The invention is further based on the recognition that this enables the use of a grinding technique to remove the rigid substrate. As such a technique is much 15 faster than a chemical etch technique, the substrate, or at least the greater part thereof, can be removed very rapidly. After the removal of the rigid substrate, the rigid carrier plate can be removed again, which results in a flexible (synthetic resin) foil which comprises the groups of strip-shaped parts and can serve as a thermoelectric generator. For the rigid carrier plate use can be made, for example, of a glass or quartz plate. The term rigid as used herein is to be 20 taken to mean "unbendable or at least not easily bendable". Said term stands in opposition to the term flexible. Using the same material, this means that a rigid body will be substantially thicker than a flexible body (foil) of this material.

In a preferred embodiment of a method, at least the greater part of the rigid substrate is therefore removed by means of grinding. Preferably, a remaining, only 25 comparatively thin part of the rigid substrate is removed solely by means of a chemical etch technique. In spite of this, the method in accordance with the invention remains very fast. In this preferred embodiment use is preferably made of a semiconductor substrate.

Preferably, the rigid carrier plate is attached to the foil by means of an adhesive layer, and after the removal of the substrate, the foil is removed by pulling it loose 30 from the adhesive layer. Such a method is particularly simple and hence attractive. In this method use is made of the recognition that a suitable choice of the adhesive layer enables, on the one hand, the adhesion between adhesive layer, carrier plate and synthetic resin foil to be sufficiently strong to carry out the method in accordance with the invention, while, on the other hand, the adhesion between the adhesive layer and the foil is sufficiently small to

remove the foil by pulling it loose from the carrier plate provided with the adhesive layer. An adhesive layer that proved to be particularly suitable for this purpose contains a 1,6 hexanediolidaurylate. Using this adhesive layer in combination with a foil comprising a polyimide and a substrate of glass, good results were achieved.

5 As noted hereinabove, by using a semiconductor substrate it becomes easier to manufacture one or more of the groups of strip-shaped parts from a semiconductor material. A particular advantage of a method in accordance with the invention is that the strip-shaped parts can also be readily made of a monocrystalline semiconductor material instead of a polycrystalline semiconductor material. The thermoelectric coefficient of such a
10 monocrystalline semiconductor material is comparatively high, while, on the other hand, the electric resistance may be sufficiently low. The devices thus obtained form suitable thermoelectric generators and, in addition, their manufacture is compatible with the manufacture of the other components of a device wherein the thermoelectric generator will be incorporated as a power supply because these components often comprise semiconductor
15 components such as ICs (= Integrated Circuits). Besides, integration with such components is comparatively easy.

In an attractive modification of the method in accordance with the invention, for the substrate use is made of a monocrystalline silicon substrate which is provided with an isolating layer on which a polycrystalline silicon layer is deposited. For the isolating layer
20 use may be made of a layer of silicon oxide or silicon nitride which may be formed by thermal oxidation or CVD (= Chemical Vapor Deposition). The polycrystalline silicon layer is deposited, for example, by means of CVD. This modification has the advantage that both the method and the device obtained are comparatively inexpensive.

In another, also favorable modification, a buried isolating layer is formed in a
25 monocrystalline silicon substrate by means of an implantation of oxygen ions. The rigid substrate is then formed by the part of the silicon substrate situated below the buried layer, while the superjacent (monocrystalline!) part is used in the formation of the groups of strip-shaped parts. The (last part of the) rigid substrate can be readily removed by means of etching because the buried isolating layer forms a suitable etch-stop layer for, for example, an
30 etchant base on KOH. The buried layer may also (electrically) isolate the strip-shaped parts. In addition, after the removal of the rigid substrate, the isolating layer still present at this stage may be used, if desirable, to carry out technological adaptations to the device.

Preferably, a number of the two series-connected groups of strip-shaped parts are arranged in parallel between two strip-shaped conductors which are formed on the foil. In

this manner, the power suppliable by the device manufactured can be substantially increased, leading to greater applicability of the device. The pattern of the strip-shaped parts of the individual groups as well as the pattern of the parallel arrangement thereof are preferably chosen such that, after folding or coiling the foil in a certain way, the connections of all strip-shaped parts are alternately situated in two spaced apart parts or areas of the (folded or coiled) device. The device may thus be compact and can be readily brought into contact with an existing temperature gradient.

The invention also comprises a thermoelectric device, in particular a thermoelectric generator, obtained by means of a method in accordance with the invention.

10

These and other aspects of the invention are apparent from and elucidated with reference to the embodiment(s) described hereinafter.

Fig. 1 is a diagrammatic, plan view of a thermoelectric device manufactured by means of a method in accordance with the invention,

Fig. 2 is a diagrammatic, cross-sectional view in the thickness direction and taken on the line II-II of the device shown in Fig. 1,

Figs. 3 through 10 are diagrammatic, cross-sectional views, at right angles to the thickness direction, of the device shown in Fig. 1 in successive stages of the manufacture by means of a first embodiment of a method in accordance with the invention,

Fig. 11 is a diagrammatic, plan view of a first modification of the device shown in Fig. 1,

Fig. 12 is a diagrammatic, perspective view of the device shown in Fig. 1, in a folded state,

Fig. 13 is a diagrammatic, plan view of a second modification of the device shown in Fig. 1, and

Fig. 14 is a diagrammatic, perspective view of the device shown in Fig. 13, in a coiled state.

The figures are not drawn to scale and some dimensions, such as dimensions in the thickness direction, are exaggerated for clarity. In the different Figures, corresponding areas or parts are represented using the same reference numeral or hatching, whenever possible.

Fig. 1 is a diagrammatic, plan view of a thermoelectric device manufactured by means of a method in accordance with the invention, and Fig. 2 is a diagrammatic, cross-sectional view, in the thickness direction and taken on the line II-II, of the device shown in Fig. 1. A device 10 here comprises a flexible synthetic resin foil 1 which, in this case, is strip-shaped and in which two groups 2, 3 of strip-shaped parts 2A, 3A which are series-connected via connections 4, are embedded. The parts 2A comprise, in this case, aluminum strips and the parts 3A comprise monocrystalline silicon. The zig-zag pattern 100 of the interconnected groups 2, 3 causes the connections 4 to be alternately situated in two spaced apart areas G1, G2 of the foil. By virtue thereof, the connections 4 can be readily introduced alternately into an area with a lower temperature and an area with a higher temperature, provided of course that such a temperature gradient is present. The strip-shaped semiconductor parts 3A are, in this case, further embedded between two isolating layers 8, 9 which, in this case, are made of silicon dioxide. The isolating layer 9 is provided with apertures in which the connections 4 between the silicon parts 3A and the aluminum strips 2A are formed.

In this example, the device 10 comprises a plurality of zig-zag patterns 100, 101 only two of which are shown in the drawing, and which are arranged in parallel and connected to two strip-shaped conductors 22, 23 of aluminum which are situated near an outer edge of the foil 1. By virtue thereof, the capacitance of the thermoelectric generator 10 is substantially increased. The pattern 101 is mirrored with respect to the pattern 100 with a view to folding the device 10 of this example.

Figs. 3 through 10 are diagrammatic, cross-sectional views at right angles to the thickness direction of the device of Fig. 1 in successive stages of the manufacture by means of an embodiment of a method in accordance with the invention. The manufacture of the device 10 is based (see Fig. 3) on the use of a monocrystalline semiconductor substrate 55 having a resistivity of $20 \Omega\text{cm}$ wherein a buried isolating layer 8 is formed by implantation of oxygen ions. The thickness of the regions 5, 8, 55A thus formed is, in this case, $650 \mu\text{m}$, $0.4 \mu\text{m}$ and $0.2 \mu\text{m}$, respectively.

Next, (see Fig. 4) the part 55A of the silicon substrate 55 which is situated above the isolating layer 8 is heavily n-type doped by means of an ion implantation I of, in this case, arsenic ions. The flux of arsenic atoms is, for example, $10^{16} \text{ at}/\text{cm}^2$.

Subsequently, (see Fig. 5) the n-type-doped part is largely removed by means of photolithography and plasma etching, the strip-shaped parts 3A being arranged in a chevron-shaped pattern that forms part of the zig-zag pattern to be formed of interconnected

semiconductor strips 3A and aluminum strips that are still to be provided. In this example, for instance 1250 strips of silicon 3A are formed having a width of 5 μm and an interspacing of 3 μm . Unlike what is suggested in the drawing, the strips 3A here extend parallel to the edges of the foil. A true zig-zag configuration, as shown in the Figures, is also possible however. In 5 Figs. 3 through 10, only the formation of two zig-zag patterns 100, 101 is shown, like in Fig. 1. The length of the strips 3A in this case is approximately 1 mm and the thickness is approximately 0.2 μm . The overall width of a zig-zag is 1250 x 8 μm is 1 cm.

Next, a further isolating layer 9 of silicon dioxide is formed over the mesa-shaped strips 3A (see Fig. 6) by means of CVD. The thickness of this layer 9 in this case is 10 0.3 μm . Above the ends of the strips 3A, apertures of, for example, 2 μm x 2 μm are formed in the isolating layer 9 by means of photolithography and etching. Subsequently an, in this case, 0.7 μm thick aluminum layer is deposited, in this case by means of vapor deposition, over the device 10 to be formed. By means of photolithography and etching, this aluminum layer is formed into a chevron-shaped pattern of strips 2A which in conjunction with the 15 chevron-shaped pattern of the semiconductor strips 3A forms the zig-zag structure of Fig. 1. The connections 4 between the aluminum strips 2A and the silicon strips 3A are then alternately situated in two spaced apart areas indicated by means of G1 and G2 in Fig. 1. If a temperature gradient that is present in, or applied to, the surroundings of the device 10 is presented across these areas, then the device 10 will act as a generator. Of course, in this 20 example, the conductor tracks 22, 23 shown in Fig. 1 are formed at the same time from the aluminum layer. The patterns 100, 101 are thus incorporated in a parallel arrangement between these conductors 22, 23.

Subsequently, (see Fig. 7) a polyimide layer 1 is provided by means of spin coating in a thickness of in this example 10 μm , wherein, after curing, the patterns 100, 101 are embedded. The foil 1 thus comprises in this case a polyimide synthetic resin.

Next, (see Fig. 8) a rigid carrier plate 6, in this case a 340 μm thick glass plate 6, is attached to the foil 1 by means of an adhesive. The adhesive layer 7 comprises in this case a 10 μm thick layer of HDDA mentioned in the preamble.

Subsequently, (see Fig. 9), the substrate part 5 is largely removed by means of 30 grinding using a DISCO grinding machine. The device 10 to be formed is then situated in the grinding machine, not shown, in a mirrored orientation with respect to the adhesive layer 7, the substrate part 5 thus being situated on the upper side where the grinding process takes place. Approximately 600 μm of the substrate 5 are removed by grinding. The remaining 50

μm of the substrate part 5 are removed, in this case, by wet-chemical etching using an aqueous KOH solution, in which process the isolating layer 8 serves as an etch-stop layer.

Finally (see Fig. 10), the foil 1 is detached from the adhesive layer 7 near an edge of the glass plate 6 using for example a scalpel. Then the foil 1 is gripped and pulled in its entirety from the glass plate 6 provided with the adhesive layer 7 using tweezers or by hand. The device 10 is now ready for further treatments, such as coiling or folding, as will be illustrated hereinbelow.

Fig. 11 diagrammatically shows a plan view and, in part, a phantom view of a first modification of the device shown in Fig. 1. The most important differences with the device of Fig. 1 and the associated manufacture thereof are the following: the foil used in this case is a prefabricated synthetic resin foil 1 provided with holes 4. On one side thereof, the semiconductor strips 3A, indicated by means of interrupted lines in Fig. 11, are formed as discussed with respect to Figs. 3 through 9. On the other side of the foil 1, the aluminum strips 2A are formed in the stage corresponding to Fig. 7, which strips are connected to the silicon strips 3A via the apertures 4 in the foil. In Fig. 11 only one zig-zag pattern 100 is shown.

Fig. 12 is a diagrammatic, perspective view of the device shown in Fig. 1, in a folded state. Using one or two toothed molds, the device of Fig. 1 can be folded as shown in Fig. 12. The molds are not shown in the drawing. To facilitate folding, either with or without the use of molds, the foil 1 may be provided, if necessary, with folding lines, not shown, which are situated between two neighboring patterns 100, 101. Next, thermally well-conducting plates P1, P2 of, for example, copper are provided on the bottom side and on the upper side, for example, by means of a thermally well-conducting adhesive. During operation of the device 10 these plates P1, P2, which are only partly shown in the drawing, are then introduced into a zone having, respectively, a high and a low(er) temperature. The power supplied by the device 10 may be drawn from external electric connection regions, not shown. In a further modification, not shown in the drawing, the folded foil is further folded around a hollow pipe and is in turn surrounded by a further hollow pipe. The latter may be exposed, for example, to a medium with a lower temperature, while a medium with a higher temperature is formed by the inner hollow pipe.

Fig. 13 is a diagrammatic, plan view of a second modification of the device of Fig. 1. Fig. 14 is a diagrammatic perspective view of the device shown in Fig. 13, in a coiled state. The only difference (see Fig. 13) with the device of Fig. 1 is that the zig-zag patterns 100, 101 have been rotated through 90 degrees with respect to the conductor tracks 22, 23 to

which the patterns 100, 101 arranged in parallel are still connected. In the coiled state (see Fig. 14) two plates P1, P2 are again attached to the device 10.

5 The invention is not limited to the example described herein, and, within the scope of the invention, many variations and modifications are possible to those skilled in the art. For example, devices having a different geometry and/or different dimensions may be manufactured. Instead of a substrate of Si, use may alternatively be made of a substrate of glass, ceramic or a synthetic resin.

10 It is further noted that materials other than those mentioned in the examples may be used within the scope of the invention. Also other deposition techniques may be used for the materials mentioned or for other materials, such as sputtering. Instead of wet-chemical etching methods, use may alternatively be made of "dry" techniques, such as plasma etching, and conversely.

15 It is further noted that the device may comprise further active and passive semiconductor elements or electronic components, such as diodes and/or transistors and resistors and/or capacitors, whether or not in the form of an integrated circuit. Within the context of the invention, a diode and a capacitor enabling temporary power storage to be realized in a simple manner would be suitable in particular. The manufacture is of course efficiently adapted thereto.

CLAIMS:

1. A method of manufacturing a thermoelectric device (10) comprising a flexible foil (1) on which two groups (2, 3) of series-connected, strip-shaped parts (2A, 3A) are provided, where the materials chosen for the two groups of parts (2A, 3A) have a different thermoelectric coefficient, and said groups of parts are patterned such that the connections (4) between a part (2A) of one group (2) and another part (3A) of the other group (3) are alternately situated each time in one of two areas (G1, G2) of the foil (1) which are situated at a distance from each other, and where, following the provision of the strip-shaped parts (2A, 3A) on a substrate (5), the foil (1) is provided on the strip-shaped parts (2A, 3A), after which the substrate (5) is removed, characterized in that for the substrate (5) use is made of a rigid substrate (5), and prior to the removal of the rigid substrate (5), a rigid carrier plate (6) is attached onto the foil (1), which rigid carrier plate is removed again from the flexible foil (1) after the rigid substrate (5) has been removed.
10
2. A method as claimed in claim 1, characterized in that at least the greater part of the rigid substrate (5) is removed by means of grinding.
15
3. A method as claimed in claim 1 or 2, characterized in that the carrier plate (6) is attached to the foil (1) by means of an adhesive layer (7), and after the removal of the substrate (5), the foil (1) is removed by pulling it loose from the adhesive layer (7).
20
4. A method as claimed in claim 3, characterized in that for the material of the adhesive layer (7), 1,6 hexanedioldiacrylate (HDDA) is used as the adhesive, and for the material of the foil (1) use is made of a polyimide.
- 25 5. A method as claimed in claim 1, 2, 3 or 4, characterized in that for the substrate (5) use is made of a semiconductor substrate (5).

6. A method as claimed in claim 1, 2, 3, 4 or 5, characterized in that for the material of at least one (3) of the groups (2, 3) of strip-shaped parts (3A) use is made of a semiconductor material.

5 7. A method as claimed in any one of the preceding claims, characterized in that for the substrate (5) use is made of a monocrystalline silicon substrate (5) which is provided with an isolating layer (8) on which a polycrystalline silicon layer (55A) is deposited.

10 8. A method as claimed in any one of claims 1 through 6, characterized in that the substrate (5) is formed by the part of a monocrystalline silicon substrate (55) in which a buried oxide layer (8) is formed by means of an implantation of oxygen atoms, and which is situated below the oxide layer (8).

15 9. A method as claimed in any one of the preceding claims, characterized in that a number of the two series-connected groups (2, 3) of strip-shaped parts (2A, 3A) are arranged in parallel between two strip-shaped conductors (22, 23) which are formed on the foil (1).

10. A method as claimed in claim 9, characterized in that the foil (1) is folded or 20 coiled, said folding or coiling taking place in such a manner that the connections (4) of the two interconnected groups (2, 3) of strip-shaped parts (2A, 3A) remain in two spaced apart positions (P1, P2).

25 11. A thermoelectric device (10) obtained by means of a method as claimed in any one of the preceding claims.

1/6




FIG.1




FIG.2

2/6




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8

4/6




FIG.9






FIG.10






FIG. 13




FIG. 14

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L35/34

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 760 530 A (CITIZEN WATCH CO LTD) 5 March 1997 (1997-03-05) column 14, line 36 – column 18, line 17; figures 1-8	1-11
A	US 2003/057525 A1 (GAKIS ANDREAS ET AL) 27 March 2003 (2003-03-27) the whole document	1-11
A	DEKKER R ET AL: "SUBSTRATE TRANSFER FOR RF TECHNOLOGIES" IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 50, no. 3, March 2003 (2003-03), pages 747-757, XP001163660 ISSN: 0018-9383 page 756, paragraph 2; figure 7	1-11

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority, claim(s) or validity, and which could establish the publication date of another citation or other special reason (as specified)
- *D* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but which is essential to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the International search report
11 October 2004	18/10/2004
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5618 Palenlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax. (+31-70) 340-3016	Kirkwood, J

C(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,A	DEKKER R ET AL: "Substrate transfer: enabling technology for RF applications" IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2003 IEEE, 8 December 2003 (2003-12-08), pages 15.4.1-4, XP010684031 PISCATAWAY, NJ, USA ISBN: 0-7803-7872-5 page 15.4.2, left-hand column, paragraph 3 - right-hand column, paragraph 2; figure 8	1-11
A	EP 1 102 333 A (LG ELECTRONICS INC) 23 May 2001 (2001-05-23) the whole document	1-11
A	EP 0 805 501 A (UNION MATERIAL INC) 5 November 1997 (1997-11-05) the whole document	1-11
A	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 09, 3 September 2003 (2003-09-03) & JP 2003 133600 A (KITAGAWA IND CO LTD; NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL & TECHN), 9 May 2003 (2003-05-09) abstract	1,11
A	US 5 167 723 A (TSUKAKOSHI HIROSHI) 1 December 1992 (1992-12-01) figures 17-27	1-11
A	WO 00/30185 A (HI Z TECHNOLOGY INC ; GHAMATY SAIED (US); ELSNER NORBERT B (US)) 25 May 2000 (2000-05-25) the whole document	1-11
A	US 5 022 928 A (BUIST RICHARD J) 11 June 1991 (1991-06-11) figure 4	1-11
A	US 3 981 751 A (DASHEVSKY ZINOVY MOISEEVICH ET AL) 21 September 1976 (1976-09-21) figure 3	1-11

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

T/IB2004/050710

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
EP 0760530	A	05-03-1997	DE 69511263 D1 DE 69511263 T2 EP 0760530 A1 JP 3115605 B2 US 5897330 A CN 1148443 A ,B WO 9531832 A1	09-09-1999 13-01-2000 05-03-1997 11-12-2000 27-04-1999 23-04-1997 23-11-1995
US 2003057525	A1	27-03-2003	DE 10122324 A1 CN 1384543 A EP 1256983 A2 JP 2003069034 A	14-11-2002 11-12-2002 13-11-2002 07-03-2003
EP 1102333	A	23-05-2001	KR 2001047680 A EP 1102333 A2 US 6518597 B1	15-06-2001 23-05-2001 11-02-2003
EP 0805501	A	05-11-1997	JP 3151759 B2 JP 8228027 A JP 9181362 A DE 69630014 D1 DE 69630014 T2 EP 0805501 A1 US 6097088 A DE 69627299 D1 DE 69627299 T2 EP 1329538 A2 EP 0795630 A1 WO 9713010 A1 WO 9713284 A1 US 5885345 A	03-04-2001 03-09-1996 11-07-1997 23-10-2003 09-06-2004 05-11-1997 01-08-2000 15-05-2003 29-01-2004 23-07-2003 17-09-1997 10-04-1997 10-04-1997 23-03-1999
JP 2003133600	A	09-05-2003	NONE	
US 5167723	A	01-12-1992	JP 2001198 A JP 2642663 B2 US 5013397 A	05-01-1990 20-08-1997 07-05-1991
WO 0030185	A	25-05-2000	US 6096964 A US 6096965 A AU 1723800 A EP 1155460 A1 JP 2002530874 T WO 0030185 A1	01-08-2000 01-08-2000 05-06-2000 21-11-2001 17-09-2002 25-05-2000
US 5022928	A	11-06-1991	US 4859250 A	22-08-1989
US 3981751	A	21-09-1976	SU 455702 A1 CA 1020667 A1 DD 115547 A1 DE 2457586 A1 FR 2254111 A1 GB 1455340 A JP 1014484 C JP 51068279 A JP 55001718 B	05-08-1976 08-11-1977 05-10-1975 26-06-1975 04-07-1975 10-11-1976 25-09-1980 12-06-1976 16-01-1980